Simple implementation of a 4 to 1 multiplexer in VHDL.

Simple Arithmetic Logic Unit Implementation in VHDL using Quartus Prime. The arithmetic part is the full-adder and logical part consists of AND, OR and XOR Gate. The output from the adder and the gates are multiplexed using a 4x1 MUX.