This is a FPGA based FM receiver, designed using Xilinx Vivado and MATLAB on Virtex-7 FPGA. The setup includes 12-bit ADC, analog front-end, arduino GUI and Digilent Nexys A7 FPGA dev kit