Back to search
This project will compile verilog (a hardware description language) into factorio blueprints.
Stars
814
Forks
23
Watchers
814
Open Issues
0
Overall repository health assessment
^20.7.2^11.0.0^10.9.1^4.8.467
commits
11
commits
3
commits
2
commits
1
commits
1
commits