Automatically exported from code.google.com/p/vtr-verilog-to-routing
Stars
0
Forks
0
Watchers
0
Open Issues
52
Overall repository health assessment
No package.json found
This might not be a Node.js project
Sync - bug fixes and name escaping (some parameters had illegal characters in reg_nightly)
1099613View on GitHubSync - benchtracker robustness upgrade and bug fixes; eport to csv added
87f7cf2View on GitHubSync - benchtracker update with some common logic moved to util.py and
9d059f7View on GitHubSync - populator now supports a list of tasks in cmd list or in a file and can
c81d137View on GitHubAttempt to integrate benchtracker into vtr (update it via the script to resolve revision control woes)
a7569c2View on GitHubRemoving some test print-outs that made it in as part of the previous switch block commit.
0658b6aView on GitHubAdded memory tracking by default to standard parse file (should fix buildbot)
81a2893View on GitHubUpdated golden results to the new format with a tab at the end of each line
25bc475View on GitHubNew switch block descriptions now properly handle switch blocks around the FPGA perimeter where all incoming/outgoing wires have wirepoint==0
67d6c84View on GitHubUpdated standard parse file for vpr_revision to default to
bca7c22View on GitHubInitial work on interface_db for querying the database via python function calls (and returns python objects)
b8c2043View on GitHubMoving data types relating to new switch block sparse array from physical_types.h to vpr_types.h
a7f0c36View on GitHub