An Logic-driven adaptive power management system that dynamically optimizes processor performance using workload prediction, DVFS, and clock gating. The project integrates Verilog-based hardware simulation with a Python backend and a real-time web dashboard to visualize power consumption and system behavior